RSIM An Execution Driven Simulator for ILP Based Shared Memory Multiprocessors and Uniprocessors
نویسندگان
چکیده
This paper describes RSIM the Rice Simulator for ILP Multiprocessors Version RSIM sim ulates shared memory multiprocessors and unipro cessors built from processors that aggressively ex ploit instruction level parallelism ILP RSIM is execution driven and models state of the art ILP pro cessors an aggressive memory system and a multi processor coherence protocol and interconnect includ ing contention at all resources Although originally designed as a research tool RSIM is also being used successfully in both undergraduate and graduate com puter architecture courses at Rice University RSIM version is publicly available
منابع مشابه
RSIM : An Execution - Driven Simulator for ILP - BasedShared
This paper describes RSIM { the Rice Simulator for ILP Multiprocessors { Version 1.0. RSIM simulates shared-memory multiprocessors (and unipro-cessors) built from processors that aggressively exploit instruction-level parallelism (ILP). RSIM is execution-driven and models state-of-the-art ILP processors , an aggressive memory system, and a multi-processor coherence protocol and interconnect, in...
متن کاملImproving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors
Previous simulators for shared-memory architectures have imposed a large tradeoff between simulation accuracy and speed. Most such simulators model simple processors that do not exploit common instruction-level parallelism (ILP) features, consequently exhibiting large errors when used to model current systems. A few newer simulators model current ILP processors in detail, but we find them to be...
متن کاملRSIM: Simulating Shared-Memory Multiprocessors with ILP Processors
G iven the complexity and associated cost of building modern computer systems, simulation is often the only practical way to test architectural ideas and assess system performance. Simulators provide the flexibility to modify and analyze the impact of various architectural parameters and components as well as enable more detailed statistics collection than real hardware. These benefits make sim...
متن کاملThe Impact of Instruction - Level Parallelism onMultiprocessor Performance and Simulation
Current microprocessors exploit high levels of instruction-level parallelism (ILP) through techniques such as multiple issue, dynamic scheduling, and non-blocking reads. This paper presents the rst detailed analysis of the impact of such processors on shared-memory multiprocessors using a detailed execution-driven simulator. Using this analysis, we also examine the validity of common direct-exe...
متن کاملMemory Subsystem Characterization in a 16-Core Snoop-Based Chip-Multiprocessor Architecture
In this paper we present an exhaustive evaluation of the memory subsystem in a chip-multiprocessor (CMP) architecture composed of 16 cores. The characterization is performed making use of a new simulator that we have called DCMPSIM and extends the Rice Simulator for ILP Multiprocessors (RSIM) with the functionality required to model a contemporary CMP in great detail. To better understand the b...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1997